Regviz

Freescale Semiconductor /MKL28T7_CORE1 /LLWU1 /FILT

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as FILT

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Freescale Semiconductor/MKL28T7_CORE1/LLWU1/FILT#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (00000)FILTSEL10 (00)FILTE1 0 (0)FILTF1 0 (00000)FILTSEL20 (00)FILTE2 0 (0)FILTF2 0 (00000)FILTSEL30 (00)FILTE3 0 (0)FILTF3 0 (00000)FILTSEL40 (00)FILTE4 0 (0)FILTF4

FILTSEL2=00000, FILTE3=00, FILTF3=0, FILTE2=00, FILTSEL1=00000, FILTSEL3=00000, FILTF2=0, FILTE4=00, FILTF4=0, FILTF1=0, FILTSEL4=00000, FILTE1=00

Description

LLWU Pin Filter register

Fields

FILTSEL1

Filter 1 Pin Select

0 (00000): Select LLWU_P0 for filter

31 (11111): Select LLWU_P31 for filter
FILTE1

Filter 1 Enable

0 (00): Filter disabled

1 (01): Filter posedge detect enabled

2 (10): Filter negedge detect enabled

3 (11): Filter any edge detect enabled
FILTF1

Filter 1 Flag

0 (0): Pin Filter 1 was not a wakeup source

1 (1): Pin Filter 1 was a wakeup source
FILTSEL2

Filter 2 Pin Select

0 (00000): Select LLWU_P0 for filter

31 (11111): Select LLWU_P31 for filter
FILTE2

Filter 2 Enable

0 (00): Filter disabled

1 (01): Filter posedge detect enabled

2 (10): Filter negedge detect enabled

3 (11): Filter any edge detect enabled
FILTF2

Filter 2 Flag

0 (0): Pin Filter 1 was not a wakeup source

1 (1): Pin Filter 1 was a wakeup source
FILTSEL3

Filter 3 Pin Select

0 (00000): Select LLWU_P0 for filter

31 (11111): Select LLWU_P31 for filter
FILTE3

Filter 3 Enable

0 (00): Filter disabled

1 (01): Filter posedge detect enabled

2 (10): Filter negedge detect enabled

3 (11): Filter any edge detect enabled
FILTF3

Filter 3 Flag

0 (0): Pin Filter 1 was not a wakeup source

1 (1): Pin Filter 1 was a wakeup source
FILTSEL4

Filter 4 Pin Select

0 (00000): Select LLWU_P0 for filter

31 (11111): Select LLWU_P31 for filter
FILTE4

Filter 4 Enable

0 (00): Filter disabled

1 (01): Filter posedge detect enabled

2 (10): Filter negedge detect enabled

3 (11): Filter any edge detect enabled
FILTF4

Filter 4 Flag

0 (0): Pin Filter 1 was not a wakeup source

1 (1): Pin Filter 1 was a wakeup source

Links

()

Register License

Redistribution and use in source and binary forms, with or without modification,\nare permitted provided that the following conditions are met:\n o Redistributions of source code must retain the above copyright notice, this list\n of conditions and the following disclaimer.\n o Redistributions in binary form must reproduce the above copyright notice, this\n list of conditions and the following disclaimer in the documentation and/or\n other materials provided with the distribution.\n o Neither the name of Freescale Semiconductor, Inc. nor the names of its\n contributors may be used to endorse or promote products derived from this\n software without specific prior written permission.\n THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS “AS IS” AND\n ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED\n WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE\n DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR\n ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\n (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\n LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON\n ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\n (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\n SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data